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Introduction/Background
Historically microwave amplifiers based on vacuum-tube technology, commonly known as traveling wave tube amplifiers (TWTA), have been widely used in space telecommunication applications due to their high power capability, good efficiency, and established flight history (1). However, they are very expensive and bulky due to the high-voltage power supplies required to operate them. (3, 6, 9) .
In the commercial microwave communications arena, to accommodate increased bandwidth demands, communication systems are making use of complex modulated schemes. These schemes are characterized by highly varied envelops, which require PAs to be operated at less than their peak output power, commonly referred to as the back-off condition. In this back-off condition, the efficiency of the PA is dramatically reduced, leading to shorter battery life for communication handsets as well as a need for larger heat sinks to deal with the additional dissipated power (4-6).
The figure of merit that measures how efficiently a PA converts DC power to RF power is called power added efficiency (PAE). Research to increase PAE in the back-off operating condition for a PA is ongoing and some of the ways employed to increase PAE are the use of novel classes of amplifier operation, such as class D, E, F and inverse F, as well as linearity techniques, such as envelop elimination and restoration (EER) and digital pre-distortion (4, 5) . The goal behind the various classes of operation is to engineer the voltage and current waveforms such that there is minimal overlapping at the drain of the transistor; hence, the power dissipated is minimized and the efficiency is increased.
In this report, a class F PA has been developed using GaN high electron mobility transistor (HEMT) device technology with a large-signal model developed by Cree. Extensive theory behind class F mode of operation has been presented in references 6-11. In the design of a conventional class F amplifier, one designs the output impedance matching network by terminating the second harmonic with a short impedance and terminating the third harmonic with an open impedance, while at the fundamental, the device is presented with optimum load to achieve the highest possible power and efficiency. The details of the PA design are explained in the subsequent sections.
Design Methodology
In order to participate in the 2010 International Microwave Symposium (IMS) Student Amplifier Design Competition, the PA design had to comply with the complete set of rules presented in reference 7. Highlighting the crucial design parameters set by the rules, the PA should operate at a frequency of greater than 1 GHz but less than 20 GHz, and have an output power level of at least 5 W, but less than 100 W. All amplifiers should require less than 25 dBm of input power to reach the output level required for maximum efficiency. To encourage designs at higher frequencies the measured PAE is multiplied by a frequency weighting factor having the form (GHz) 1/4 such that the final PAE is given by the expression below:
The steps involved in the design of the PA presented in this report are as follows:
• Device selection
• Device characterization: current-voltage (I-V) and S-parameter measurements
• Determining matching network impedances
The requirement of the minimum output power of 5 W as well as the maximum input drive of 25 dBm had a great influence in the device selection. Thus, a device with sufficient nonlinearity at this input level is required. In addition, the device needs to have good gain at higher frequencies, to take advantage of the weighted frequency factor as stated in reference 7. The Cree CGH40010 GaN transistor is a 10-W device and exhibits excellent gain and matching characteristics at frequencies up to 3.5 GHz and, therefore, was selected.
Device Characterization: I-V and S-parameter Measurements
The I-V characterization measurements were performed at the U.S. Army Research Laboratory (ARL) facility. Figure 1 shows the plots of the measured I-V characteristic for the GaN packaged device and simulated I-V characteristics for the Cree large-signal model. The curves are taken for V gs values of -2.8 V to 0.1 V with steps of 0.1 V. The two are very similar. One difference, however, is that the model does not exhibit "kink" found in the measured data (12) . This "kink" was consistent in measurements of eight devices. S-parameter measurements were performed on the GaN Cree device using an Agilent 8510 vector network analyzer (VNA). Short, Open, Load, Thru (SOLT) calibration standards were used to calibrate the VNA for the frequency range of 0.5 through 6.0 GHz. With the SOLT standards, the measurements are referenced at the end of test fixture, and not at the device under test (DUT); therefore, the additional lines on each side of the DUT need to be de-embedded from the S-parameter measurements. These two line lengths are equated to an additional Thru line standard and are measured separately. In order to correctly de-embed the Thru line, the measurements have to be divided into two lines and verified to be accurate by comparing the two half measurements with the full Thru line measurements. Figure 2 shows the simulation setup and figure 3 shows the corresponding plots to verify the accuracy of dividing the Thru line data into two. Figure 4 shows the simulation setup for de-embedding the Thru line and the comparison of the de-embedded S-parameter data and data provided by Cree. This process did not produce accurate results but they followed the measured data provided by Cree. In the future, Thru, Reflect, Line (TRL) calibration standards will be developed to eliminate the de-embedding process for more accurate measurements.
(a) (b) The measured data provided by Cree was also compared to the large-signal model at I ds = 200 mA and V ds = 28 V. Figure 5 shows the results that indicate the model is very accurate. 
Determining Matching Network Impedances
The packaged device used in the high-efficiency PA design posed some complications not usually considered in theory. First, the transistor intrinsic drain where the non-overlapping waveform should be realized is physically inaccessible due to the device's package and parasitics. The exact knowledge of device's package and parasitic parameters is needed in order to determine the set of impedances resulting in non-overlapping waveforms at the intrinsic drain.
The Cree large-signal model incorporates device package and parasitic parameter and they were not disclosed for this design. Therefore, load pull simulation setup in ADS (Advanced Design System) was used to vary the output impedance of the packaged transistor until high efficiency was achieved. Once the impedance was found at the fundamental level, the conventional class F termination for the harmonics as stated earlier was followed. The input matching impedance was determined as the conjugate of the Cree model and output matching network. In the future, load pull measurements will be conducted for more accurate design.
PA Design
The PA design was done in Agilent's ADS circuit simulator. The material used to implement the MIC circuit was RT/Duroid 5870 high-frequency laminate with a dielectric constant, er, of 2.33 and a dielectric thickness of 32 mils. The PA design was at 3.3 GHz and biased at I ds = 200 mA and V ds = 28 V.
The device was first stabilized across frequency range of 0.6-6 GHz. The circuit was unconditionally stable for frequencies above 1.2 GHz. Typically synthesized microstrip lines of the overall PA design help in stability. Therefore, it was okay to proceed with the design under this stability condition. In case the final design was still unstable, additional capacitance could be soldered to the fabricated circuit at the bias points to cater for the low-frequency oscillations. Figure 6 shows the stability factor plot. The output matching network is the first one to be designed in PA. This network should include the matching circuit at the optimum load impedance for high efficiency determined using load pull simulation set up and 2 nd harmonic terminated with short impedance and 3 rd harmonic terminated with open impedance for class F operation. Figure 8 shows the final PA design in ADS. The design includes bias flags, input matching network, stability circuit, and output matching network. In this design, however, only 2 nd harmonic was terminated. This is because after 2 nd harmonic was terminated, the simulated results indicated that the 3 rd harmonic power was about 1/8 the fundamental power. Any additional network would only add to losses hence degrade the efficiency instead on enhancing it. Figure 9 shows the output spectrum plot confirming the previous statement. Markers m2, m3, and m1 show output power in dBm at fundamental, 2 nd , and 3 rd harmonic frequencies, respectively. Figure 9 . Output spectrum plot in dBm vs. frequency (markers m2, m3, and m1 show output power in dBm at fundamental, 2 nd , and 3 rd harmonic frequencies, respectively).
PA Fabrication
The design layout was performed using ADS and the fabrication was done using LPKF Laser and Electronics Company's milling machine available in ARL facility. The figure 10 shows a picture of the final design and the layout. A test fixture was also designed and cut at the machine shop in ARL. The test fixture layout is shown in figure 11 . A slot had to be created for the packaged device to sit in with the bottom of the fixture such that it is grounded and the gate and drain leads are on top to be soldered to the MIC PA. The fixture was glued to a heat sink for dissipate power. Typically, high power amplifiers have cooling fans attached to them, but for the competition, the circuit heat sink was included with the PA design because external cooling fans were not allowed. Figure 11 . Test fixture layout diagram.
Results and Discussion
PA Simulated Results
The S-parameter and power simulations at 3.3 GHz are shown in figure 12 . The bias used for the simulation was I ds of 200 mA and V ds of 28 V. Small signal gain of 15.2 dB was simulated at 3.3 GHz, as shown in figure 12a . Figure 12b shows output power (dBm), power gain (dB), and PAE (%) plot simulated at the above frequency and bias point. The simulated results show the output power (dBm), power gain (dB), and PAE (%) results at 25 dBm, the maximum input power allowed at the competition, as indicated by the markers m7, m11, and m8, respectively. The output power, 38.939 dBm, is well above the minimum required to enter the competition. The peak PAE is realized at the 31-dBm input power of 69.232%. The design can be optimized to reach the peak efficiency at 25 dBm by adjusting biasing conditions.
PA Measured Results
The fabricated PA design was measured for S-parameters and power and efficiency in ARL facility. Figure 13 shows a comparison of measured S-parameter data and simulated data. From the figure a frequency shift is evident from 3.3 to 2.8 GHz. Also, the gain rolls off very sharply such that at 3.3 GHz, there is no gain. Therefore, the power measurements could not be conducted at 3.3 GHz, but rather were conducted at 2.8 GHz.
Figure 13. S-parameter measurements compared to the simulated data (symbol, simulated; solid, measured; blue, S11; red, S21; and pink, S22).
The power measurements were taken at 2.8 GHz, I ds = 200 mA and V ds = 20 V. Since the frequency shifted, it was hard to compare simulated and measured. Figure 14 shows the power plot including Pout (dBm), Gain (dB), and PAE (%) of the PA design. Even at the reduced drain voltage the Pout goal was reached. The measured values at 25 dBm input power are as follows: Pout = 38.6 dBm, Gain = 13.5 dB, and PAE = 49.7%. The peak efficiency of 58.5% occurs at Pin = 29.5 dBm. The design goal was to get maximum PAE at minimum Pout of 37 dBm (5 W). The bias is the only thing to adjust at the point of a finished PA design. Figures 15 and 16 show a study on the bias and peak frequency respectively. The analysis in figure 15 led to the selection of I ds = 700mA and V ds = 13 V (Class AB bias). Figure 16 shows the study of PAE vs. Frequency at the selected bias, I ds = 700 mA and V ds = 13 V. The peak efficiency is seen to be at frequency of 2.803 GHz.
At 2.803-GHz frequency, additional measurements were taken shown by the yellow and red symbols. These measurements were taken at a half an hour time difference to see if the heating was affecting, with the yellow symbol showing the measurements taken first. Overall, the design gave the best efficiency at frequency of 2.803 GHz and V ds of 13 V and I ds of 700 mA, which was presented at the IMS 2010 design competition.
Conclusions
In conclusion, 5-W GaN PA was successfully designed, fabricated, and measured. We measured a PAE of 61% PAE at 2.8 GHz. A weighted PAE was calculated to be 79%. Table 1 summarizes the results measured at ARL facility, denoted as desired; at IMS 2010, denoted as measured; and those of the winning PA. There was some discrepancy between measurements taken at ARL and those taken at the IMS 2010 competition. The explanation given was that there was a difference in the measurement setup. Agilent provided measurement equipment at the competition and they used a parameter network analyzer (PNA); power meters were used at ARL facility. Agilent claims that the PNA measurements are more accurate because they only measure at the fundamental frequency, whereas the power meters combine measurements from harmonics. In future, the IMS measurement setup will be used to measure the final PA design.
The winning PA used a die-cast GaN transistor instead of the packaged device. Also, 2 nd and 3 rd harmonic terminations were implemented in both the input and output matching network in a class J mode of operation. The winning design approach will be investigated and implemented in the future PA design. 
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